-
- Browse (raw)
- Changes
- How to Contribute
- Issues (0)
- Testers (21 / 1 / 1)
- Kwalitee
- License: perl_5
- 24 month
- Download (157.53Kb)
- MetaCPAN Explorer
- Permissions
- Subscribe to distribution
- This version
- Latest version
Documentation
- bisonpre - Bison wrapper with pre and post processing
- Verilog-Perl - Overview of Verilog language packages for Perl
- vhier - Return all files in a verilog hierarchy using Verilog::Netlist
- vpassert - Preprocess Verilog code assertions
- vppreproc - Preprocess Verilog code using verilog-perl
- vrename - change signal names across many Verilog files
Modules
- Verilog::EditFiles - Split Verilog modules into separate files.
- Verilog::Getopt - Get Verilog command line options
- Verilog::Language - Verilog language utilities
- Verilog::Netlist - Verilog Netlist
- Verilog::Netlist::Cell - Instantiated cell within a Verilog Netlist
- Verilog::Netlist::File - File containing Verilog code
- Verilog::Netlist::Logger - Error collection and reporting
- Verilog::Netlist::Module - Module within a Verilog Netlist
- Verilog::Netlist::Net - Net for a Verilog Module
- Verilog::Netlist::Pin - Pin on a Verilog Cell
- Verilog::Netlist::Port - Port for a Verilog Module
- Verilog::Netlist::Subclass - Common routines for all classes
- Verilog::Parser - Parse Verilog language files
- Verilog::SigParser - Signal Parsing for Verilog language files
- Verilog::Preproc - Preprocess Verilog files
Provides
- Verilog::Netlist::File::Parser in Netlist/File.pm
