Verilog::Readmem - Parse Verilog $readmemh or $readmemb text file River stage zero No dependents

The Verilog Hardware Description Language (HDL) provides a convenient way to load a memory during logic simulation. The "$readmemh()" and "$readmemb()" system tasks are used in the HDL source code to import the contents of a text file into a memory v...

GSULLIVAN/Verilog-Readmem-0.05 - 09 Jul 2015 14:26:47 GMT

1 result (0.032 seconds)