The Perl Toolchain Summit needs more sponsors. If your company depends on Perl, please support this very important event.


Bison wrapper with pre and post processing
Create callback functions for Verilog-Perl internals
Generate and hash files to avoid installation of build tools
Return all files in a verilog hierarchy using Verilog::Netlist
Preprocess Verilog code assertions
Preprocess Verilog code using verilog-perl
change signal names across many Verilog files


Split Verilog modules into separate files.
Get Verilog command line options
Verilog language utilities
Verilog Netlist
Instantiated cell within a Verilog Netlist
ContAssign assignment
Defparam assignment
File containing Verilog code
Interface within a Verilog Netlist
Error collection and reporting
ModPort within a Verilog Interface
Module within a Verilog Netlist
Net for a Verilog Module
Pin on a Verilog Cell
Nets attached to a Verilog Cell's Pins
Port for a Verilog Module
Common routines for all classes
Parse Verilog language files
Signal Parsing for Verilog language files
Preprocess Verilog files
SystemVerilog Built-in std Package Definition


in Netlist/