-
- Browse (raw)
- Changes
- How to Contribute
- Issues (0)
- Testers (2 / 2 / 0)
- Kwalitee
- % Coverage
- License: perl_5
- 24 month
- Download (82.34Kb)
- MetaCPAN Explorer
- Permissions
- Subscribe to distribution
- This version
- Latest version
Documentation
Modules
- Verilog::Getopt - Get Verilog command line options
- Verilog::Language - Verilog language utilities
- Verilog::Netlist - Verilog Netlist
- Verilog::Netlist::Cell - Instantiated cell within a Verilog Netlist
- Verilog::Netlist::File - File containing Verilog code
- Verilog::Netlist::Module - Module within a Verilog Netlist
- Verilog::Netlist::Net - Net for a Verilog Module
- Verilog::Netlist::Pin - Pin on a Verilog Cell
- Verilog::Netlist::Port - Port for a Verilog Module
- Verilog::Netlist::Subclass - Common routines for all classes
- Verilog::Parse - parse Verilog language files
- Verilog::Parser - Parse Verilog language files
- Verilog::Preproc - Preprocess Verilog files
- Verilog::SigParser - Signal Parsing for Verilog language files
Provides
- Verilog::Netlist::File::Parser in Netlist/File.pm
